View TJ766008_4617073.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

charge pump voltage converters tj7660 ordering information 2008 - ver. 1.0 htc - 1 - device package tj7660d sop-8 tj7660n d i p-8 features ? simple conversion of +5v logic supply to 5v supplies ? simple voltage multiplication (vout = (-) nvin) ? typical open circuit voltage conversion efficiency 99.9% ? typical power efficiency 98% ? wide operating voltage range- tj7660 1.5v to 10.0v ? easy to use - requires only 2 external non-critical passive components ? no external diode over full temp. and voltage range ? moisture sensitivity level 3 application ? on board negative supply for dynamic rams ? localized processor (8080 type) negative supplies ? inexpensive negative supplies ? data acquisition systems description the htc tj7660 is a monolithic cmos power supply circuit which offers unique performance advantages over previously available devices. the tj7660 performs supply voltage conversions from positive to negative for an input range of +1.5v to +10.0v resulting in complementary output voltages of - 1.5v to -10.0v. only 2 noncritical external capacitors are needed for the charge pump and charge r eservoir functions. the tj7660 can also be connected to function as voltage doubler s and will generate output voltages up to +18.6v with a +10v input. contained on the chip are a series dc supply regulator, rc oscillator, voltage level translator, and four output power mos switches. a unique logic element senses the most negative voltage in the device and ensures that the output n-channel switch source-substrate junctions are not forward bia sed. this assures latchup free operation. the oscillator, when unloaded, oscillates at a nominal frequenc y of 10khz for an input supply voltage of 5.0v. this frequency can be lowered by the addition of an external ca pacitor to the osc terminal, or the oscillator may be overdriven by an external clock. the lv terminal may be tied to ground to bypass the internal series regulator and improve low voltage (lv) operation. at medium to high voltages (+3.5v to +1 0.0v for the tj7660), the lv pin is left floating to prevent device latchup. < pin configuration > sop-8 pkg dip-8 pkg
charge pump voltage converters tj7660 absolute maximum ratings electrical characteristic (tj7660, v+ = 5v, ta = 25oc, cosc = 0, unless otherwise specifi ed) voltage conversion efficie notes 1. ja is measured with the component mounted on an evaluation pc board in free air. 2. connecting any input terminal to voltages greater than v+ or less than gnd may cause destructive latchup. it is recommended that no inputs from sour ces operating from external supplies be applied prior to power up of the tj7660. htc v out ef r l = 98 99.9 95 - % v 10 - khz 98 - % oscillator frequency f osc - power efficiency p ef r l =5k? - 400 ? - 300 ? 60 100 ? i out =20ma, -20 t a 70 --- ? output source resistance r out i out =20ma, t a =25 - v+ = 2v, i out = 3ma, lv to gnd -20 t a 70 - v+ = 2v, i out = 3ma, lv to gnd, -20 t a 70 - - 3.5 v supply voltage range -hi v h+ min t a max, rl =10k?,lvto open 3-- v supply voltage range -lo v l+ min t a max, r l =10k?, lv to gnd 2.0 - 100 180 a supply current i+ r l = parameter symbol test conditions n/a thermal information jc (/w) (soic - lead tips only) maximum lead temperature (soldering, 10s) thermal resistance (typical, note 1) metal can package (tj7660 only) pdip package ja (/w) units min typ max tj7660 operating ambient temperature -20 to 70 70 continuous 165 150 -65 to 150 300 +10.5v -0.3v to [(v+ +0.3v) for v+] < 5.5v (v+ -5.5v) to [(v+ +0.3v) for v+] > 5.5v v 20a for v+ > 3.5v ua maximum storage temperature range - 2 - n/a 160 soic package supply voltage tj7660 output short duration (vsupply 5.5v) current into lv (note 2) lv and osc input voltage (note2) caution: stresses above those listed in absolute maximum ratin gs may cause permanent damage to the device. this is a stress only rating and operation of the device at these or an y other conditions above those indicated in the operational sections of this specification is not implied.
charge pump voltage converters tj7660 test circuit block diagram htc - 3 - note: for large values of c osc (>1000pf) the values of c 1 and c 2 should be increased to 100f. tj7660
charge pump voltage converters tj7660 typical performance curves htc - 4 - note: 6. these curves include in the supply current that current fed directly into the load rl from the v+ (see figure 11). thus, approximately half the supply current goes directly to the posi tive side of the load, and the other half, through the tj7660, to the negative side of the load. ideally, v out = 2v in , i s = 2i l , so v in x i s = v out x i l . output resistance vs. supply voltage 10 100 1000 10000 12345678 supply voltage(v) output resistance(ohm) output load vs. load current(v + =+5) 80 90 100 110 120 130 0 1 5 10 15 20 25 load current(ma) output load(ohm) power convension efficiency vs.load current(v + =+5v) 0 10 20 30 40 50 60 70 80 90 100 5 1015202530 load current(ma) power convention efficiency(%)
charge pump voltage converters tj7660 htc - 5 - detailed description the tj7660 contains all the necessary circuitry to complete a n egative voltage converter, with the exception of 2 external capacitors which may be inexpensive 10 f polarized electrolytic types. the mode of operation of the device may be best understood by considering f igure12, which shows an idealized negative voltage converter. capacitor c 1 is charged to a voltage, v+, for the half cycle when switches s 1 and s 3 are closed. (note: switches s 2 and s 4 are open during this half cycle.) during the second halfcycle of operation, switches s 2 and s 4 are closed, with s 1 and s 3 open, thereby shifting capacitor c 1 negatively by v+ volts. charge is then transferred from c 1 to c 2 such that the voltage on c 2 is exactly v+, assuming ideal switches and no load on c 2 . the tj 7660 approaches this ideal situation more closely than existing non-mechanical circuits. in the tj7660, the 4 switches of figure 12 are mos power switch es; s 1 is a p-channel device and s 2 , s 3 and s 4 are n-channel devices. the main difficulty with this approach is that in integrating the switches, the substrates of s 3 and s 4 must always remain reverse biased with respect to their sources , but not so much as to degrade their on resistances. in addition, at circuit start-u p, and under output short circuit conditions (v out = v+), the output voltage must be sensed and the substrate bias a djusted accordingly. failure to accomplish this would result in high power losses and probable device latchup. this problem is eliminated in the tj7660 by a logic network whi ch senses the output voltage (v out ) together with the level translators, and switches the substrates of s 3 and s 4 to the correct level to maintain necessary reverse bias. the voltage regulator portion of the tj7660 is an integral part of the anti-latchup circuitry, however its inherent voltage drop can degrade operation at low voltages. therefore, to improve low voltage operation the lv pin should be connected to ground, disabling the regulator. for sup ply voltages greater than 3.5v the lv terminal must be left open to insure latchup proof operation, a nd prevent device damage. theoretical power efficiency considerations in theory a voltage converter can approach 100% efficiency if c ertain conditions are met. 1. the driver circuitry consumes minimal power. 2. the output switches have extremely low on resistance and vir tually no offset. 3. the impedances of the pump and reservoir capacitors are negl igible at the pump frequency. the tj7660 approaches these conditions for negative voltage con version if large values of c 1 and c 2 are used. energy is lost only in the transfer of charge between capacitor s if a change in voltage occurs. the energy lost is defined by:e = 1/2 c 1 (v 1 2 - v 2 2 ) where v 1 and v 2 are the voltages on c 1 during the pump and transfer cycles. if the impedances of c 1 and c 2 are relatively high at the pump frequency (refer to figure 12) compared to the value of r l , there will be a substantial difference in the voltages v 1 and v 2 . therefore it is not only desirable to make c 2 as large as possible to eliminate output voltage ripple, but a lso to employ a correspondingly large value for c 1 in order to achieve maximum efficiency of operation.
charge pump voltage converters tj7660 htc - 6 - dos and donts 1. do not exceed maximum supply voltages. 2. do not connect lv terminal to ground for supply voltages gre ater than 3.5v. 3. do not short circuit the output to v+ supply for supply volt ages above 5.5v for extended periods, however, transient conditions including start-up are okay. 4. when using polarized capacitors, the + terminal of c 1 must be connected to pin 2 of the tj7660 and the + terminal of c 2 must be connected to ground. 5. if the voltage supply driving the tj7660 has a large source impedance (25? - 30?), then a 2.2f capacitor from pin 8 to ground may be required to limit rate of rise of input voltage to less than 2v/ s. 6. user should insure that the output (pin 5) does not go more positive than gnd (pin 3). device latch up will occur under these conditions. a 1n914 or similar diode placed in parallel with c 2 will prevent the device from latching up under these conditions. (an ode pin 5, cathode pin 3). tj7660 tj7660 tj7660
charge pump voltage converters tj7660 htc - 7 - typical applications simple negative voltage converter themajority of applications will undoubtedly utilize the tj7660 for generation of negative supply voltages. figure 13 shows typical connections to provide a nega tive supply negative (gnd) for supply voltages below 3.5v. the output characteristics of the circuit in figure 13a can be approximated by an ideal voltage source in series with a resistance as shown in figure 13b. the voltage source has a value of -v+. the output impedance (r o ) is a function of the on resistance of the internal mos switch es (shown in figure 12), the switching frequency, the value of c 1 and c 2 , and the esr (equivalent series resistance) of c1 and c2. a good first order approximation for r o is: r o = 2(r sw1 + r sw3 + esr c1 ) + 2(r sw2 + r sw4 + esr c1 ) + r o = 2(r sw1 + r sw3 + esr c1 ) + 1/(f pump ) (c1)+ esr c2 (f pump = f osc /2 , r swx = mosfet switch resistance) combining the four r swx terms as r sw , we see that: r o = 2 (r sw ) + 1/(f pump ) (c1)+ 4 (esr c1 ) + esr c2 rsw, the total switch resistance, is a function of supply volta ge and temperature (see the output source resistance graphs), typically 23? at 25 o c and 5v. careful selection of c 1 and c 2 will reduce the remaining terms, minimizing the output impedance. high valu e capacitors will reduce the 1/(f pump ? c 1 ) component, and low esr capacitors will lower the esr term. in creasing the oscillator frequency will reduce the 1/(f pump ? c1) term, but may have the side effect of a net increase in output impedance when c 1 > 10f and there is no longer enough time to fully charge the capacitors every cycle. in a typical application where f osc = 10khz and c = c 1 = c 2 = 10f: r o = 2 (23) +1/(5 ? 10 3 ) (10 -5 )+ 4 (esr c1 ) + esr c2 r o = 46 + 20 + 5 (esr c ) since the esrs of the capacitors are reflected in the output im pedance multiplied by a factor of 5, a high value could potentially swamp out a low 1/(f pump ? c 1 ) term, rendering an increase in switching frequency or filter capacitance ineffective. typical electrolytic capacitors may have esrs as high as 10?. tj7660 tj7660
charge pump voltage converters tj7660 htc - 8 - output ripple esr also affects the ripple voltage seen at the output. the tot al ripple is determined by 2 voltages, a and b, as shown in figure 14. segment a is the volt age drop across the esr of c 2 at the instant it goes from being charged by c 1 (current flow into c 2 ) to being discharged through the load (current flowing out of c 2 ). the magnitude of this current change is 2? i out , hence the total drop is 2? i out ? esr c2 v. segment b is the voltage change across c 2 during time t 2 , the half of the cycle when c 2 supplies current to the load. the drop at b is l out ? t2/c 2 v. the peak-to-peak ripple voltage is the sum of these voltage drops: vripple = [ 1/2 (f pump ) (c2) + 2 (esr c2 )] i out again, a low esr capacitor will reset in a higher performance o utput. paralleling devices any number of tj7660 voltage converters may be paralleled to re duce output resistance. the reservoir capacitor, c 2 , serves all devices while each device requires its own pump ca pacitor, c 1 . the resultant output resistance would be approximately: r out = r out (of tj7660)/n (number of devices) cascading devices the tj7660 may be cascaded as shown to produced larger negative multiplication of the initial supply voltage. however, due to the finite efficiency of each d evice, the practical limit is 10 devices for light loads. the output voltage is defined by: v out = -n (v in ), where n is an integer representing the number of devices cascad ed. the resulting output resistance would be approximately the weighted sum of the indiv idual tj7660 r out values. changing the tj7660 frequency it may be desirable in some applications, due to noise or other considerations, to increase the oscillator frequency. this is achieved by overdriving the oscil lator from an external clock, as shown in figure 17. in order to prevent possible device latchup , a 1k? resistor must be used in series with the clock output. in a situation where the designer has generated the external clock frequency using ttl logic, the addition of a 10k? pullup resist or to v+ supply is required. note that the pump frequency with external clocking, as with interna l clocking, will be 1/2 of the clock frequency. output transitions occur on the positive-going edge of the clock. tj7660
charge pump voltage converters tj7660 htc - 9 - it is also possible to increase the conversion efficiency of th e tj7660 at low load levels by lowering the oscillator frequency. this reduces the switching losses, an d is shown in figure 18. however, lowering the oscillator frequency will cause an undesirable inc rease in the impedance of the pump (c 1 ) and reservoir (c 2 ) capacitors; this is overcome by increasing the values of c 1 and c 2 by the same factor that the frequency has been reduced. for example, t he addition of a 100pf capacitor between pin 7(osc) and v+ will lower the oscillator frequency t o 1khz from its nominal frequency of 10khz (a multiple of 10), and thereby necessitate a correspo nding increase in the value of c 1 and c 2 (from 10f to 100f). positive voltage doubling the tj7660 may be employed to achieve positive voltage doubling using the circuit shown in figure19. in this application, the pump inverter switches of th e tj7660 are used to charge c 1 to a voltage level of v+ -vf (where v+ is the supply voltage and vf is the forward voltage drop of diode d 1 ). on the transfer cycle, the voltage on c 1 plus the supply voltage (v+) is applied through diode d 2 to capacitor c 2 . the voltage thus created on c 2 becomes (2v+) - (2vf) or twice the supply voltage minus the combined forward voltage drops of diod es d 1 and d 2 . the source impedance of the output (v out ) will depend on the output current, but for v+ = 5v and an output current of 10ma it will be approximately 60?. combined negative voltage conversion and positive supply doubling figure 20 combines the functions shown in figures 13 and figure 19 to provide negative voltage conversion and positive voltage doubling simultaneously. this a pproach would be, for example, suitable for generating +9v and -5v from an existing +5v supply . in this instance capacitors c 1 and c 3 perform the pump and reservoir functions respectively for the generation of the negative voltage, while capacitors c 2 and c 4 are pump and reservoir respectively for the doubled positive voltage. there is a penalty in this configuration which combine s both functions, however, in that the source impedances of the generated supplies will be somewha t higher due to the finite impedance of the common charge pump driver at pin 2 of the device. tj7660 tj7660
charge pump voltage converters tj7660 htc - 10 - voltage splitting the bidirectional characteristics can also be used to split a h igher supply in half, as shown in figure 21. the combined load will be evenly shared between the two sid es. because the switches share the load in parallel, the output impedance is much lower than i n the standard circuits, and higher currents can be drawn from the device. by using this circuit, a nd then the circuit of figure 16, +15v can be converted (via +7.5, and -7.5) to a nominal -15v, althou gh with rather high series output resistance (~250?). regulated negative voltage supply in some cases, the output impedance of the tj7660 can be a prob lem, particularly if the load current varies substantially. the circuit of figure 22 can be used to o vercome this by controlling the input voltage, via an tj7611 low-power cmos op amp, in such a way as to maintain a nearly constant output voltage. direct feedback is inadvisable, since the tj766 0s and tj7660as output does not respond instantaneously to change in input, but only after the switching delay. the circuit shown supplies enough delay to accommodate the tj7660, while maintain ing adequate feedback. an increase in pump and storage capacitors is desirable, and the v alues shown provides an output impedance of less than 5? to a load of 10ma. tj7660 tj7660
charge pump voltage converters tj7660 htc - 11 - tj7660 tj7660 tj7660 tj7660

▲Up To Search▲

Price & Availability of TJ766008

	To Download TJ766008 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .